| 摘要 |
PURPOSE: A semiconductor integrated circuit device including a sense amplifier capable of equalizing a bit line resistance is provided to equalize the bit line resistance at each sense amplifier by equalizing a distance from an upper column selection transistor to the end of the bit line with a distance from a lower column selection transistor to the end of the bit line. CONSTITUTION: A plurality of lower memory cell arrays(MD1-MD4) are regularly arranged from a plurality of upper memory cell arrays(MU1-MU4). A plurality of sense amplifiers are arranged between the plurality of the upper memory cell arrays and the plurality of the lower memory cell arrays. A plurality of first bit lines(BL1-BL4) are extended to the corresponding sense amplifier from the upper memory cell array. A plurality of second bit lines are extended to the corresponding sense amplifier from the lower memory cell array.
|
