摘要 |
The capacitance of a capacitor that is required in a DRAM is reduced, whereby a highly integrated DRAM is provided. In a divided bit line type DRAM, a sub bit line is formed below a word line and a bit line is formed above the word line. The parasitic capacitance of the sub bit line is reduced by employing the divided bit line method, and further, the off resistance of a cell transistor is set high according to need; thus, the capacitance can be one tenth or less of that of a conventional DRAM. Accordingly, even when a stacked capacitor is employed, the height of the capacitor can be one tenth or less of that of a conventional one, so that a bit line can be easily provided thereover. Further, by devising a structure of the cell transistor, the area per memory cell can be reduced to 4 F2. |