发明名称 Redundant micro-loop structure for use in an integrated circuit physical design process and method of forming the same
摘要 An integrated circuit including a first wire of a first level of wiring tracks, a second wire of a second level of wiring tracks, a third wire of a third level of wiring tracks, and a fourth wire located at a first distance from the second wire in the second level of wiring tracks. A first via connects the first and second wires at a first location of the second wire. A second via connects the second and third wires at the first location, the second via is approximately axially aligned with the first via. A third via connecting the third and fourth wires at a second location of the fourth wire. A fourth via connecting the first and fourth wires at the second location, the fourth via is approximately axially aligned with the third via. The second, third, and fourth vias, and the third and fourth wires form a path between the first and second wires redundant to the first via.
申请公布号 US8234594(B2) 申请公布日期 2012.07.31
申请号 US20060552225 申请日期 2006.10.24
申请人 ANDERSON BRENT A.;BICKFORD JEANNE P.;BUEHLER MARKUS;HIBBELER JASON D.;KOEHL JUERGEN;NOWAK EDWARD J.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 ANDERSON BRENT A.;BICKFORD JEANNE P.;BUEHLER MARKUS;HIBBELER JASON D.;KOEHL JUERGEN;NOWAK EDWARD J.
分类号 G06F17/50;H01L23/48;H01L23/52;H01L29/40 主分类号 G06F17/50
代理机构 代理人
主权项
地址