发明名称 Self-aligned III-V MOSFET fabrication with in-situ III-V epitaxy and in-situ metal epitaxy and contact formation
摘要 A method for forming a transistor includes providing a patterned gate stack disposed on a III-V substrate and having sidewall spacers formed on sides of the patterned gate stack, the III-V substrate including source/drain regions adjacent to the sidewall spacers and field oxide regions formed adjacent to the source/drain regions. The method includes growing raised source/drain regions on the source/drain regions, the grown raised source/drain regions including III-V semiconductor material, and growing metal contacts on the grown raised source/drain regions. Another method for forming a transistor includes providing a patterned gate stack disposed on a III-V substrate and having sidewall spacers formed on sides of the patterned gate stack, the III-V substrate including source/drain regions adjacent to the sidewall spacers and field oxide regions formed adjacent to the source/drain regions. The method includes growing metal contacts on the source/drain regions. Transistors and computer program products are also disclosed.
申请公布号 US2012187505(A1) 申请公布日期 2012.07.26
申请号 US201113013206 申请日期 2011.01.25
申请人 GUO DECHAO;HAN SHU-JEN;KIM JEEHWAN;SHIU KUEN-TING;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 GUO DECHAO;HAN SHU-JEN;KIM JEEHWAN;SHIU KUEN-TING
分类号 H01L29/78;H01L21/336 主分类号 H01L29/78
代理机构 代理人
主权项
地址
您可能感兴趣的专利