发明名称 |
INTEGRATED CIRCUIT WITH STAGGERED SIGNAL OUTPUT |
摘要 |
A memory controller having a time-staggered request signal output. A first timing signal is generated while a second timing signal is generated having a first phase difference relative to the first timing signal. An address value is transmitted in response to the first timing signal and a control value is transmitted in response to the second timing signal, the address value and control value constituting portions of a first memory access request.
|
申请公布号 |
US2012188835(A1) |
申请公布日期 |
2012.07.26 |
申请号 |
US201113336851 |
申请日期 |
2011.12.23 |
申请人 |
SHAEFFER IAN P.;STOTT BRET;LAU BENEDICT C. |
发明人 |
SHAEFFER IAN P.;STOTT BRET;LAU BENEDICT C. |
分类号 |
G11C8/08;G11C7/00;G11C8/18 |
主分类号 |
G11C8/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|