发明名称 ARITHMETIC PROCESSING UNIT AND ARITHMETIC PROCESSING METHOD
摘要 <P>PROBLEM TO BE SOLVED: To enhance operation performance while suppressing an increase in the number of read paths from a register. <P>SOLUTION: A computing unit 11 can receive an input of either of read-out data from a register and an immediate value as each of two operands. A computing unit 12 can receive an input of either of read-out data from a register and an immediate value as one operand and receives only an immediate value as the other operand of two operands. A control part 13 determines whether each of the two operands in the operation relative to an input operation execution instruction is the read-out data from the register or the immediate value, based on the input operation execution instruction, and makes any of the computing units 11, 12 execute the operation relative to the input operation execution instruction. <P>COPYRIGHT: (C)2012,JPO&INPIT
申请公布号 JP2012141810(A) 申请公布日期 2012.07.26
申请号 JP20100294382 申请日期 2010.12.29
申请人 FUJITSU LTD 发明人 UKAI MASAKI
分类号 G06F9/38;G06F9/30 主分类号 G06F9/38
代理机构 代理人
主权项
地址