发明名称 Pre-distortion and memory compensation apparatus
摘要 Pre-distortion and memory compensation apparatuses and methods for a non-linear component are provided. The apparatus comprises an adaptive block for generating a plurality of correlation coefficients, which are used to weight a plurality of synthesis work functions to pre-distort a given signal. The adaptive block can be driven by an error signal generated from a feedback signal from the non-linear component output signal and a delayed version of the input signal. The apparatus is capable of being operated directly at radio frequency. Also provided are apparatuses and methods for generation of quadrature signals, transconductance amplification employing negative resistance, variable-gain amplification, and envelope detection.
申请公布号 US8229027(B2) 申请公布日期 2012.07.24
申请号 US20100909649 申请日期 2010.10.21
申请人 KEERTHI ARVIND;GOVINDARAJAN MADABUSI;KUMAR P. VIJAY;CHOMA JOHN;SHANBHAG ABHIJIT;SCINTERA NETWORKS, INC. 发明人 KEERTHI ARVIND;GOVINDARAJAN MADABUSI;KUMAR P. VIJAY;CHOMA JOHN;SHANBHAG ABHIJIT
分类号 H04K1/02;H04L25/03;H04L25/49 主分类号 H04K1/02
代理机构 代理人
主权项
地址