发明名称 NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING FAILURE-RELIEF EFFICIENCY
摘要 According to one embodiment, a non-volatile semiconductor memory device includes a memory cell array and a row decoder. The memory cell array has NAND strings as a physical block, and word lines respectively connected to memory cells included in the NAND strings. The row decoder includes latch circuits and a drive circuit. When a failure exists within a corresponding first logical block, the latch circuits store a flag indicating the failure. The drive circuit inhibits driving of the word lines belonging to the first logical block when the flag is stored in the latch circuit corresponding to the first logical block to which the selected word lines belong, and allows the driving of the word lines belonging to the physical block including the first logical block when the flag is not stored in the latch circuit corresponding to the first logical block to which the selected word lines belong.
申请公布号 US2012182803(A1) 申请公布日期 2012.07.19
申请号 US201113242902 申请日期 2011.09.23
申请人 SHIRAKAWA MASANOBU 发明人 SHIRAKAWA MASANOBU
分类号 G11C16/04 主分类号 G11C16/04
代理机构 代理人
主权项
地址