发明名称 TESTING WIRING STRUCTURE AND METHOD FOR FORMING THE SAME
摘要 The invention provides a method for forming a testing wiring structure of a thin film transistor (TFT) motherboard for applying signals to a plurality of signal lines in a pixel region on the motherboard and a method for forming the same. The formed testing wiring structure comprises a gate layer metallic testing wiring and a drain layer metallic testing wiring that is over and intersects the gate layer metallic testing wiring. A pixel electrode layer testing wiring is further provided over the drain layer metallic testing wiring in an intersecting region where the drain layer metallic testing wiring intersects the gate layer metallic testing wiring. The pixel electrode layer testing wiring is electrically connected to the drain layer metallic testing wiring to be a redundant testing wiring of the drain layer metallic testing wiring.
申请公布号 US2012178250(A1) 申请公布日期 2012.07.12
申请号 US201213353847 申请日期 2012.01.19
申请人 PENG ZHILONG;BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD. 发明人 PENG ZHILONG
分类号 H01L21/283 主分类号 H01L21/283
代理机构 代理人
主权项
地址
您可能感兴趣的专利