发明名称 METHOD, APPARATUS AND SYSTEM FOR AGGREGATING INTERRUPTS OF A DATA TRANSFER
摘要 A memory controller, and/or operation thereof, to generate a single interrupt for a plurality of data blocks which are the subject of a data transfer request. In an embodiment, a set of flags is allocated for the data transfer request, each flag corresponding to a respective one of the plurality of data blocks. In another embodiment, a single hardware interrupt is generated for all data which is the subject of the data transfer request, the generating based on an evaluation of the allocated set of flags.
申请公布号 US2012166686(A1) 申请公布日期 2012.06.28
申请号 US20100976983 申请日期 2010.12.22
申请人 HARTUNG JOERG;VOGAN ANDREW 发明人 HARTUNG JOERG;VOGAN ANDREW
分类号 G06F13/24 主分类号 G06F13/24
代理机构 代理人
主权项
地址