DIGITAL PHASE LOCK LOOP

摘要

An apparatus may comprise a time-to-digital circuit architecture. Other embodiments are described and claimed.