发明名称 |
CPU data bus PLD/FPGA interface using dual port RAM structure built in PLD |
摘要 |
A programmable logic device may include first and second ports in data communication with a memory block including a pair of address areas. A system using the programmable logic device may include the programmable logic device in data communication with a central processing unit and a controller. A method of using the programmable logic device may include generating a command from the central processing unit based on data read from one of the address areas and written to the second address area wherein the address areas are associated with a common memory address. |
申请公布号 |
US8209470(B2) |
申请公布日期 |
2012.06.26 |
申请号 |
US20090421822 |
申请日期 |
2009.04.10 |
申请人 |
MAMONTOV VICTOR;HONEYWELL INTERNATIONAL INC. |
发明人 |
MAMONTOV VICTOR |
分类号 |
G06F12/02;G11C8/00 |
主分类号 |
G06F12/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|