发明名称 MULTI PHASE CLOCK AND DATA RECOVERY SYSTEM
摘要 A multi-phase clock and data recovery circuit system including a voltage controlled oscillator including plural identical structural cells coupled in a ring, the voltage controlled oscillator providing plural phased shifted signals having the same frequency. The circuit further includes a feedback loop including plural data samplers adapted to receive the plural phase shifted signals provided by the voltage controlled oscillator and a phase detector coupled to coupled to a phase alignment circuit receiving output signals generated by the plural data samplers and generating control signals to the voltage controlled oscillator at a bit rate of the input signal.
申请公布号 US2012154059(A1) 申请公布日期 2012.06.21
申请号 US201113327601 申请日期 2011.12.15
申请人 VAN DER WEL ARNOUD PIETER;DEN BESTEN GERRIT WILLEM;NXP B.V. 发明人 VAN DER WEL ARNOUD PIETER;DEN BESTEN GERRIT WILLEM
分类号 H03L7/00 主分类号 H03L7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利