发明名称 Clock circuit with clock transfer capability and method
摘要 An apparatus including a multiplexer configured to provide an output clock selected from a source clock, a destination clock, and a transition clock is provided. The apparatus further includes a phase difference calculation module configured to calculate a phase difference between the source clock and the destination clock and a clock generation module configured to generate a plurality of clocks. The apparatus further includes a clock selection module configured to select one of the plurality of clocks as the transition clock and a control circuit configured to provide: (1) a signal to the clock selection module for selecting one of the plurality of clocks as the transition clock based on the phase difference between the source clock and the destination clock and (2) a signal to the multiplexer to provide as the output clock one of the source clock, the destination clock, or the transition clock.
申请公布号 US8204166(B2) 申请公布日期 2012.06.19
申请号 US20070868711 申请日期 2007.10.08
申请人 BOMMAREDDY SRINIVASA R.;PADMANABHAN UDAY;SONI SAMIR J.;NOMURA KOICHI E.;JUNGELS NICHOLAS F.;BHAN VIVEK;FREESCALE SEMICONDUCTOR, INC. 发明人 BOMMAREDDY SRINIVASA R.;PADMANABHAN UDAY;SONI SAMIR J.;NOMURA KOICHI E.;JUNGELS NICHOLAS F.;BHAN VIVEK
分类号 H03L7/06;H04Q1/20 主分类号 H03L7/06
代理机构 代理人
主权项
地址