发明名称 Non-Volatile Memory Having 3D Array of Read/Write Elements with Vertical Bit Lines and Select Devices and Methods Thereof
摘要 A three-dimensional memory is formed as an array of memory elements that are formed across multiple layers of planes positioned at different distances above a semiconductor substrate. The memory elements reversibly change a level of electrical conductance in response to a voltage difference being applied across them. The three-dimensional array includes a two-dimensional array of pillar lines acting as local vertical bit lines through the multiple layers of planes which together with arrays of word lines on each plane are used to access the memory elements. The three-dimensional memory is formed over a CMOS substrate with an intermediate pillar select layer. The pillar select layer is formed with a plurality of pillar select devices which are switching transistors formed outside the CMOS and serve to switch selected rows of pillar lines to corresponding metal lines on the substrate.
申请公布号 US2012147650(A1) 申请公布日期 2012.06.14
申请号 US201113323780 申请日期 2011.12.12
申请人 SAMACHISA GEORGE;ALSMEIER JOHANN 发明人 SAMACHISA GEORGE;ALSMEIER JOHANN
分类号 G11C5/02;H01L21/8239 主分类号 G11C5/02
代理机构 代理人
主权项
地址