摘要 |
A multi-chip package test apparatus is for testing a plurality of semiconductor packages including a plurality of flash memories and an application specific integrated circuit (ASIC) stacked on a single substrate. The multi-chip package test apparatus includes a plurality of test sockets configured to receive the plurality of semiconductor packages, respectively, a plurality of central processing units (CPUs) mounted on a test board and each configured to execute a package test of a respective one of the semiconductor packages received by the plurality of sockets, and a plurality of multiple access dynamic random access memory (DRAM) device operatively interposed between the CPUs and test sockets, respectively, each of the multiple access DRAM devices configured with separate memory areas for access by a respective CPU and a respective ASIC of the semiconductor packages. |