| 摘要 |
A timing circuit and corresponding method are provided to generate an output timing signal in dependence on an input timing signal. The timing circuit comprises a plurality of circuit components, each circuit component configured to receive an input dependent on the input timing signal and to generate an output in dependence on that input. Each circuit component performs switching operations by switching its output level in response to a transition of its input level. Each circuit component exhibits a delay in switching its output level, the delay comprising a first delay associated with a first switching of its output level and a second delay associated with a second switching of its output level. The first switching is in an opposite direction to the second switching and the first delay and the second delay exhibit a change in magnitude as each circuit component repeatedly performs its switching operations. This change in magnitude is in opposite directions for the first delay and the second delay respectively, and the plurality of circuit components are arranged such that a timing of the output timing signal is dependent on both said first delay and said second delay, such that the effects of each on the timing of the output signal counteract one another. |
