发明名称 Processor power management and method
摘要 A data processing device is disclosed that includes multiple processing cores, where each core is associated with a corresponding cache. When a processing core is placed into a first sleep mode, the data processing device initiates a first phase. If any cache probes are received at the processing core during the first phase, the cache probes are serviced. At the end of the first phase, the cache corresponding to the processing core is flushed, and subsequent cache probes are not serviced at the cache. Because it does not service the subsequent cache probes, the processing core can therefore enter another sleep mode, allowing the data processing device to conserve additional power.
申请公布号 US8195887(B2) 申请公布日期 2012.06.05
申请号 US20090356624 申请日期 2009.01.21
申请人 HUGHES WILLIAM A.;BONDALAPATI KIRAN K.;KALYANASUNDHARAM VYDHYANATHAN;LEPAK KEVIN M.;SANDER BENJAMIN T.;GLOBALFOUNDRIES INC. 发明人 HUGHES WILLIAM A.;BONDALAPATI KIRAN K.;KALYANASUNDHARAM VYDHYANATHAN;LEPAK KEVIN M.;SANDER BENJAMIN T.
分类号 G06F12/08;G06F1/32 主分类号 G06F12/08
代理机构 代理人
主权项
地址