摘要 |
A charge pump circuit (31), and a PLL circuit using the charge pump circuit, has a glitch compensation circuit (36) to compensate for a slow glitch which occurs along charging/discharging of electric charges in a parasitic capacitance. The glitch compensation circuit (36) includes a comparator (37), a latch circuit (38), a capacitor (C1) and transistors (Q9, Q10) serving as a charge/discharge device. The comparator (37) compares potentials and applies a logic output signal to the latch circuit (38), and the latch circuit (38) in response to output of the comparator, instructs the charge/discharge device to perform a charge or discharge operation to charge or discharge the capacitor so as to allow a potential at a second output terminal to come close to a potential at a first output terminal or a potential at a designated node in a loop filter of the PLL circuit. |