| 摘要 |
Interconnect logic is provided for coupling master logic units and slave logic units within a data processing apparatus to enable transactions to be performed. Each transaction comprises an address transfer from a master logic unit to a slave logic unit and one or more data transfers between that master logic unit and that slave logic unit. The interconnect logic comprises a plurality of connection paths for providing at least one address channel for carrying address transfers and at least one data channel for carrying data transfers, and control logic is used to control the use of the at least one address channel and the at least one data channel in order to enable the transactions to be performed. The control logic comprises address arbiter logic which, for an associated address channel, arbitrates between multiple address transfers seeking to use that associated address channel, and data arbiter logic which, for an associated data channel, arbitrates between multiple data transfers seeking to use that associated data channel. The data arbiter is operable independently of the address arbiter such that the data transfers of multiple transactions can occur out of order with respect to the corresponding address transfers of those multiple transactions. This enables efficient use to be made of the interconnect logic resources. |
