Integrated circuit including a plurality of master circuits transmitting access requests to an external device and integrated circuit system including first and second interated circuits each including a plurality of master circuits transmitting access requests

摘要

A main LSI includes a plurality of master circuits transmitting access requests to a SDRAM, and includes an input interface receiving an access request from a master circuit in a sub LSI. Further, the main LSI includes an arbitration circuit receiving the access requests from the internal master circuits and from the input interface, sequentially selecting, in accordance with a predetermined arbitration rule, a master circuit to be allowed to access the SDRAM, and determining output timings for addresses pertaining to the data transfers from the sequentially selected master circuits. The main LSI also includes an access signal generation circuit causing the sequentially selected master circuits to access the SDRAM in accordance with the corresponding output timings.