发明名称 System, method, and circuitry for blind timing mismatch estimation of interleaved analog-to-digital converters
摘要 A timing skew estimation system is disclosed that includes a plurality of interleaved analog-to-digital converter circuits (ADCs), a timing mismatch estimation unit, and a correction unit. The timing mismatch estimation unit calculates a correlation between each of the plurality of ADCs. Then the timing mismatch estimation unit calculates a cost function for each of the plurality of ADCs, except the reference ADC. The timing mismatch estimation unit further calculates a gradient for each of the plurality of ADCs, except the reference ADC. The timing mismatch estimation unit also continually calculates the timing skew of each of the plurality of ADCs, except the reference ADC, as the sum of an immediately previous estimate of the timing skew of each ADC, except the reference ADC, and a product of a function of the gradient of each of the plurality of ADCs, except the reference ADC, and a step size, The correction unit continually corrects the output of each of the plurality of ADCs, except the reference ADC, based on the estimates of the timing skew of each of the plurality of ADCs, except the reference ADC. Eventually, the timing skew estimation system determines a converged estimate of the timing skew of each of the plurality of ADCs, except the reference ADC. A method of estimating timing skew and timing skew estimation circuitry are also disclosed.
申请公布号 US8159377(B2) 申请公布日期 2012.04.17
申请号 US20100872043 申请日期 2010.08.31
申请人 GOLDMAN NAOR;TAL NOAM;ELDAR YONINA;SESTOK CHARLES;LEVY EFRAT;TEXAS INSTRUMENTS INCORPORATED 发明人 GOLDMAN NAOR;TAL NOAM;ELDAR YONINA;SESTOK CHARLES;LEVY EFRAT
分类号 H03M1/06 主分类号 H03M1/06
代理机构 代理人
主权项
地址