发明名称 LAYERED CHIP PACKAGE AND METHOD OF MANUFACTURING SAME
摘要 A layered chip package includes a main body. The main body includes a main part, and further includes first terminals and second terminals disposed on the top and bottom surfaces of the main part, respectively. The main part includes first and second layer portions, and through electrodes penetrating them. The through electrodes are electrically connected to the first and second terminals. Each of the layer portions includes a semiconductor chip having a first surface and a second surface opposite thereto, and further includes surface electrodes. The surface electrodes are disposed on a side of the semiconductor chip opposite to the second surface. The first and second layer portions are bonded to each other such that the respective second surfaces face each other. The first terminals are formed by using the surface electrodes of the first layer portion. The second terminals are formed by using the surface electrodes of the second layer portion.
申请公布号 US2012086130(A1) 申请公布日期 2012.04.12
申请号 US20100902600 申请日期 2010.10.12
申请人 SASAKI YOSHITAKA;ITO HIROYUKI;IKEJIMA HIROSHI;IIJIMA ATSUSHI;SAE MAGNETICS (H.K.) LTD.;HEADWAY TECHNOLOGIES, INC. 发明人 SASAKI YOSHITAKA;ITO HIROYUKI;IKEJIMA HIROSHI;IIJIMA ATSUSHI
分类号 H01L23/48;H01L21/50 主分类号 H01L23/48
代理机构 代理人
主权项
地址