发明名称 System On Chip Keeping Load Balance And Load Balancing Method Thereof
摘要 At least one example embodiment discloses a System on Chip (SoC). The SoC includes a master block, a plurality of slave blocks configured to operate in response to a request from the master block, and an interconnect block configured to deliver transactions occurring in the master block to the plurality of slave blocks through a plurality of transfer paths. The interconnect block is configured to monitor load information of the plurality of transfer paths and select one of the plurality of transfer paths according to the load information.
申请公布号 US2012089758(A1) 申请公布日期 2012.04.12
申请号 US201113178666 申请日期 2011.07.08
申请人 YUN JAEGEUN;JEONG BUB-CHUL;UM JUNHYUNG;KANG HYUN-JOON;HONG SUNG-MIN;LIAOLINGLING;SAMSUNG ELECTRONICS CO., LTD. 发明人 YUN JAEGEUN;JEONG BUB-CHUL;UM JUNHYUNG;KANG HYUN-JOON;HONG SUNG-MIN;LIAOLINGLING
分类号 G06F13/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址