| 摘要 |
<p>A circuit simulator comprising: at least one clock generator configured to generate at least one root clock signal for an associated clock domain part of the circuit under simulation; and a clock modifier configured to generate at least one delay to be applied to at least one of the at least one root clock signal.</p> |
