发明名称 Systems and methods for generating equalization data using shift register architecture
摘要 Various embodiments of the present invention provide systems and methods for data equalization. For example, various embodiments of the present invention provide methods for generating equalization data. The method includes inputting N bits of an equalization data pattern into respective stages of a shift register, wherein inputting the N bits occurs synchronous to a system data clock having a system data rate, and shifting the N bits of equalization data to next adjacent next stages of the shift register synchronous to an equalization data clock having an equalization data rate N times the system data rate.
申请公布号 US8154815(B2) 申请公布日期 2012.04.10
申请号 US20080337828 申请日期 2008.12.18
申请人 MUELLER BRIAN K.;LSI CORPORATION 发明人 MUELLER BRIAN K.
分类号 G11B5/035;G11B5/09 主分类号 G11B5/035
代理机构 代理人
主权项
地址