首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
摘要
申请公布号
AU416072(B1)
申请公布日期
1971.08.09
申请号
AU19660000477
申请日期
1966.06.14
申请人
发明人
分类号
E02F9/28
主分类号
E02F9/28
代理机构
代理人
主权项
地址
您可能感兴趣的专利
TECHNIQUES TO ASSOCIATE USER DATA WITH A MOBILE DEVICE
SECURE BOOT DEVICES, SYSTEMS, & METHODS
COMPUTER-READABLE RECORDING MEDIUM STORING UPDATE PROGRAM AND UPDATE METHOD, AND COMPUTER-READABLE RECORDING MEDIUM STORING MANAGEMENT PROGRAM AND MANAGEMENT METHOD
DEVICE, METHOD AND COMPUTER READABLE MEDIUM FOR COMMUNICATION ON A ZIGBEE NETWORK
ERROR CORRECTION ON DEMAND
OPTICAL MODULE
Optical Source, Communications Network Optical Apparatus and Communications Network Base Station
SITUATIONAL AWARENESS AND POSITION LOCATION INFORMATION INTERFACE SYSTEM
ONLINE RESIDUAL SIDE BAND (RSB) CALIBRATION UTILIZING A FREQUENCY CORRECTION CHANNEL (FCCH)
METHODS AND APPARATUS FOR COMMUNICATING WITH A RECEIVING UNIT
APPARATUS AND METHODS FOR REDUCING RADIATED EMISSIONS FROM POWER AMPLIFIERS
WIRELESS DEVICE
RADIO FREQUENCY SYSTEMS AND METHODS FOR POLAR PHASE DISTORTION CALIBRATION
AMPLIFIER MODULE
DATA PROCESSING DEVICE AND DATA PROCESSING METHOD
METHOD FOR OPERATING RADIO FREQUENCY DIGITAL TO ANALOG CONVERSION CIRCUITRY IN THE EVENT OF A FIRST AND A SUBSE-QUENT SECOND INPUT SAMPLE WITH DIFFERENT SIGNS AND AN DIGITAL TO ANALOG CONVERSION CIRCUITRY
STATISTICAL ESTIMATION-BASED NOISE REDUCTION TECHNIQUE FOR LOW POWER SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTERS
Multiplexer-Memory Cell Circuit, Layout Thereof and Method of Manufacturing Same
TIMING ADJUSTMENT METHOD FOR DRIVE CIRCUIT AND TIMING ADJUSTMENT CIRCUIT FOR DRIVE CIRCUIT
OVER VOLTAGE TOLERANT CIRCUIT