发明名称 MULTI-LEVEL DIMM ERROR REDUCTION
摘要 Embodiments of the present invention include computer-implemented methods for selectively applying remedial actions, according to a predefined order, for reducing the error rate in a computer memory system. In one embodiment, an ordered set of remedial actions are sequentially invoked in response to a single-bit error (SBE) in a DIMM reaching successive error thresholds. For example, in an air-cooled system, the remedial actions may include dynamically increasing a DIMM refresh rate, dynamically increasing a rate of airflow used to cool the DIMMs, and dynamically throttling the DIMMs. The remedial actions may be layered as they are successively invoked, to provide a cumulative remedial effect. At least two of the remedial actions may be simultaneously invoked in response to a multi-bit error rate reaching an associated threshold.
申请公布号 US2012079314(A1) 申请公布日期 2012.03.29
申请号 US20100891309 申请日期 2010.09.27
申请人 KAMATH VINOD;MATTESON JASON A.;MCKNIGHT GREGORY J.;STEINKE MARK E.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 KAMATH VINOD;MATTESON JASON A.;MCKNIGHT GREGORY J.;STEINKE MARK E.
分类号 G06F11/07 主分类号 G06F11/07
代理机构 代理人
主权项
地址