发明名称 DIGITAL PHASE LOCK LOOP CIRCUIT EMPLOYING OSCILLATOR TRIGGERED AT ZERO VOLTAGE CROSSING OF INPUT SIGNAL
摘要 A predetermined number of pulses from the output of a controlled oscillator means is counted. The time duration required to reach this number is compared to the time duration of a predetermined portion of an input signal. On the basis of this comparison the pulse frequency of the oscillator means is varied such that in subsequent time duration comparisons, the time difference is substantially eliminated and the output pulses are in a phase relationship with said input signal.
申请公布号 US3701953(A) 申请公布日期 1972.10.31
申请号 USD3701953 申请日期 1970.11.16
申请人 TELECOMMUNICATIONS TECHNOLOGY INC. 发明人 ANDRE LUBARSKY JR.
分类号 H03L7/199;(IPC1-7):H03B3/04;H03K5/18 主分类号 H03L7/199
代理机构 代理人
主权项
地址