| 发明名称 |
Integrated device, layout method thereof, and program |
| 摘要 |
An integrated device includes at least one data processing device and at least one memory macro accessible by the data processing device. The data processing device and the memory macro are laid out so that a memory address and a power consumption have a correlation. |
| 申请公布号 |
US8140874(B2) |
申请公布日期 |
2012.03.20 |
| 申请号 |
US20080283057 |
申请日期 |
2008.09.09 |
| 申请人 |
HAYASHI HIROSHI;FUKUDA YASUSHI;ITO KEI;SONY CORPORATION |
发明人 |
HAYASHI HIROSHI;FUKUDA YASUSHI;ITO KEI |
| 分类号 |
G06F1/26 |
主分类号 |
G06F1/26 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
