发明名称 MEMORY CELL BLOCK, MANUFACTURING METHOD THEREFOR, MEMORY DEVICE, AND METHOD FOR DRIVING A MEMORY DEVICE
摘要 <p>This memory cell block is provided with a plurality of memory cells connected in series, each memory cell comprising a solid-state electronic element in which the following are connected in parallel: an information-storage transistor (TR1) that has a first gate-insulating layer comprising a ferroelectric layer; and an information-reading/writing transistor (TR2) that has a second gate-insulating layer. First channel regions and second channel regions comprise conductor layers or semiconductor layers formed in the same step. Each two adjacent memory cells are connected by a connection layer contiguous with the first channel regions and the second channel regions. When this memory cell block is used as a NAND memory device, the "write disturb problem" and "read disturb problem" are eliminated. Also, it is possible to form the first channel regions, the second channel regions, and the connection layers in one step. Furthermore, it is possible to reduce the contact resistance between the first and second channel regions and the connection layers.</p>
申请公布号 WO2012033106(A1) 申请公布日期 2012.03.15
申请号 WO2011JP70297 申请日期 2011.09.06
申请人 JAPAN SCIENCE AND TECHNOLOGY AGENCY;SHIMODA, TATSUYA;TOKUMITSU, EISUKE;MIYASAKO, TAKAAKI;BUI NGUYEN QUOC TRINH 发明人 SHIMODA, TATSUYA;TOKUMITSU, EISUKE;MIYASAKO, TAKAAKI;BUI NGUYEN QUOC TRINH
分类号 H01L21/8246;G11C11/22;H01L21/8247;H01L27/105;H01L29/788;H01L29/792 主分类号 H01L21/8246
代理机构 代理人
主权项
地址