发明名称 |
Reconfigurable chip level equalizer architecture |
摘要 |
A reconfigurable chip level equalizer having circuitry that restores signal orthogonality and eliminates channel interference for a wireless transmitted signal. In at least some embodiments, the reconfigurable chip level equalizer comprises two or more adaptive equalizers, a plurality of operational blocks that interconnect the two or more adaptive equalizers, and a control mechanism that configures the two or more adaptive equalizers and operational blocks according to different signal delay profiles. |
申请公布号 |
US8135057(B2) |
申请公布日期 |
2012.03.13 |
申请号 |
US20030699707 |
申请日期 |
2003.11.03 |
申请人 |
MONDRAGON-TORRES ANTONIO F.;PEKARICH STEVEN P.;SCHMIDL TIMOTHY M.;JEONG GIBONG;PAPASAKELLARIOU ARIS;DABAK ANAND G.;ONGGOSANUSI EKO N.;TEXAS INSTRUMENTS INCORPORATED |
发明人 |
MONDRAGON-TORRES ANTONIO F.;PEKARICH STEVEN P.;SCHMIDL TIMOTHY M.;JEONG GIBONG;PAPASAKELLARIOU ARIS;DABAK ANAND G.;ONGGOSANUSI EKO N. |
分类号 |
H03H7/30;H04B1/707;H04L25/03 |
主分类号 |
H03H7/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|