发明名称 QR-RLS ADAPTIVE DIGITAL FILTER WITH 18-BIT PIPELINE ARCHITECTURE
摘要 A QR-RLS adaptive digital filter provides fast computation without excessive computational resources. 18-bit multipliers enhance speed, and a floating point inverse square root block adjusts dynamic range in 12-dB steps. A memory stores two P-matrix copies, one being delivered with rows shifted according to the clock speed so as to enhance pipeline processing. Embodiments reliably detect modulation schemes, demodulate strong signals by passing feedback bits between multiple stages, remove impulses due to lightening, etc, erase symbol estimates which exceed an error threshold, and add high frequency noise to avoid mathematical divergence caused by excessive S/N. A genetic method is provided for identifying asynchronous spreading codes with minimum correlations, whereby randomly selected candidates compete based on Frobenius norms of their correlations, the weakest being discarded and the process being iterated. A method is provided for selecting optimal filter sampling windows for simultaneously detected symbol streams having relative timing delays.
申请公布号 US2012051475(A1) 申请公布日期 2012.03.01
申请号 US20100869875 申请日期 2010.08.27
申请人 HOMBS BRANDON P.;TRANQUILLI, JR. JOHN A.;FARKAS JOSEPH A.;RUSSO LEONARD E.;NIEDZWIECKI JOSHUA D;BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INTEGRATION INC. 发明人 HOMBS BRANDON P.;TRANQUILLI, JR. JOHN A.;FARKAS JOSEPH A.;RUSSO LEONARD E.;NIEDZWIECKI JOSHUA D
分类号 H04B1/10 主分类号 H04B1/10
代理机构 代理人
主权项
地址