发明名称 Two stage plasma etching method for enhancement mode GaN HFET
摘要 A two stage plasma etching technique is described that allows the fabrication of an enhancement mode GaN HFET/HEMT. A gate recess area is formed in the Aluminum Gallium Nitride barrier layer of an GaN HFET/HEMT. The gate recess is formed by a two stage etching process. The first stage of the technique uses oxygen to oxidize the surface of the Aluminum Gallium Nitride barrier layer below the gate. Then the second stage uses Boron tricloride to remove the oxidized layer. The result is a self limiting etch process that uniformly thins the Aluminum Gallium Nitride layer below the HFET's gate region such that the two dimensional electron gas is not formed below the gate, thus creating an enhancement mode HFET.
申请公布号 US8124505(B1) 申请公布日期 2012.02.28
申请号 US20100909497 申请日期 2010.10.21
申请人 BURNHAM SHAWN D;BOUTROS KARIM S.;HRL LABORATORIES, LLC 发明人 BURNHAM SHAWN D;BOUTROS KARIM S.
分类号 H01L21/20;H01L21/36;H01L31/20 主分类号 H01L21/20
代理机构 代理人
主权项
地址