发明名称 Assessing critical dimension and overlay tolerance
摘要 A method for constructing an error map for a lithography process, by constructing a first error map using spatial error data compiled on a lithography tool used in the lithography process, and constructing a second error map using spatial error data compiled on a mask used in the lithograph process, and then combining the first error map and the second error map to produce an overall error map for the lithography process. In this manner, the spatial error is determined prior to committing product to the process, and excessive error can be corrected or otherwise resolved prior to such commitment. In various embodiments, the spatial error data includes lens error data and stage movement error data. In some embodiments the spatial error data compiled on the mask is constructed by comparing mask pattern placement data to mask pattern source files. Some embodiments include the step of adjusting process variables to reduce errors represented in the overall error map.
申请公布号 US8121396(B1) 申请公布日期 2012.02.21
申请号 US20070872451 申请日期 2007.10.15
申请人 DIBIASE TONY;KLA-TENCOR CORPORATION 发明人 DIBIASE TONY
分类号 G06K9/00;G21K5/00 主分类号 G06K9/00
代理机构 代理人
主权项
地址