发明名称 Leakage current suppressing circuit and semiconductor chip
摘要 A leakage current suppressing circuit includes a bias generating unit and a switch unit. The bias generating unit is adapted to be coupled to a power source and an output terminal, and generates a bias voltage substantially equal to a voltage at the power source when the power source is turned on, and substantially equal to a voltage at the output terminal when the power source is turned off. The switch unit includes a first P-type transistor having a first terminal adapted to be coupled to the power source, a second terminal adapted to be coupled to the output terminal, a gate terminal, and a body terminal coupled to the bias generating unit for receiving the bias voltage therefrom.
申请公布号 US8115535(B2) 申请公布日期 2012.02.14
申请号 US20090424675 申请日期 2009.04.16
申请人 TZENG TZU-CHIEN;TSAUR TAY-HER;LIU JIAN;REALTEK SEMICONDUCTOR CORP. 发明人 TZENG TZU-CHIEN;TSAUR TAY-HER;LIU JIAN
分类号 H03K3/01 主分类号 H03K3/01
代理机构 代理人
主权项
地址