发明名称 |
ELECTRONIC CIRCUIT AND METHOD FOR STATE RETENTION POWER GATING |
摘要 |
<p>A method and an electronic circuit. The electronic circuit includes a processor having a functional mode and a low power mode, said processor comprising state flip- flops and additional flip-flops; said state flip flips are arranged to store state information about a state of the processor when the processor is in the functional mode; said state flip-flops comprise non-reset flip-flops that are arranged to store at least one non-reset value when the processor exits the functional mode; a power management circuit for providing power to the processor when the processor is in the functional mode, and for preventing power from the processor when the processor is in the low power mode; a non-reset value identification module, coupled to the state flip-flops, said non-reset value identification module is arranged to identify the non-reset flip-flops and to generate non- reset information that identifies the non-reset flip-flops; and a recovery circuit, coupled to a memory module and to the state flip-flops, said recovery circuit is arranged to retrieve the non-reset information from the memory module when the processor exits the low power mode, and to provide the non-reset value only to the non-reset flip-flops that are identified by the non-reset information; and wherein said memory module is arranged to store the non-reset information when the processor is in the low power mode.</p> |
申请公布号 |
WO2012017269(A1) |
申请公布日期 |
2012.02.09 |
申请号 |
WO2010IB53554 |
申请日期 |
2010.08.05 |
申请人 |
FREESCALE SEMICONDUCTOR, INC.;PRIEL, MICHAEL;KUZMIN, DAN;ROZEN, ANTON |
发明人 |
PRIEL, MICHAEL;KUZMIN, DAN;ROZEN, ANTON |
分类号 |
G06F1/26;G06F1/32 |
主分类号 |
G06F1/26 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|