发明名称 Semiconductor die package including low stress configuration
摘要 A semiconductor die package. The semiconductor die package comprises a semiconductor die and a molded clip structure comprising a clip structure and a first molding material covering at least a portion of the clip structure. The first molding material exposes an outer surface of the clip structure. The clip structure is electrically coupled to the semiconductor die. The semiconductor die package further comprises a leadframe structure comprising a die attach pad and a plurality of leads extending from the die attach pad. The semiconductor die is on the die attach pad of the leadframe structure. A second molding material covers at least a portion of the semiconductor die and the leadframe structure. The semiconductor die package also includes a heat slug and a thermally conductive material coupling the heat slug to the exposed surface of the clip structure.
申请公布号 US8106501(B2) 申请公布日期 2012.01.31
申请号 US20080334127 申请日期 2008.12.12
申请人 FAIRCHILD SEMICONDUCTOR CORPORATION 发明人 QUINONES MARIA CLEMENS Y.;ESTACIO MARIA CRISTINA B.
分类号 H01L23/24;H01L23/48;H01L23/52 主分类号 H01L23/24
代理机构 代理人
主权项
地址