发明名称 |
ASYNCHRONOUS-LOGIC CIRCUIT FOR FULL DYNAMIC VOLTAGE CONTROL |
摘要 |
Pre-Charge Static Logic (PCSL), is an asynchronous-logic Quasi-Delay-Insensitive architecture based on Static-Logic, featuring fully-range Dynamic Voltage Scaling including robust operation in the sub-threshold voltage regime, with simultaneous low hardware overheads, high-speed and yet low power dissipation. The invented PCSL logic circuit achieves this by integration of the Request sub-circuit into the Static-Logic cell. During the initial phase, the output of Static-Logic cell (within the PCSL logic circuit) is pre-charged. During the evaluate phase, the Static-Logic cell computes the input and the PCSL logic circuit outputs the computation. |
申请公布号 |
WO2012008928(A1) |
申请公布日期 |
2012.01.19 |
申请号 |
WO2011SG00253 |
申请日期 |
2011.07.14 |
申请人 |
NANYANG TECHNOLOGICAL UNIVERSITY;CHANG, JOSEPH, SYLVESTER;GWEE, BAH HWEE;CHONG, KWEN SIONG |
发明人 |
CHANG, JOSEPH, SYLVESTER;GWEE, BAH HWEE;CHONG, KWEN SIONG |
分类号 |
H03K19/00;H03L5/00 |
主分类号 |
H03K19/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|