发明名称 Filtering of small values for the verification of integrated circuits
摘要 The invention relates to a method of simulating an electronic circuit, represented in the form of masks and connections, comprising: a) the definition of the circuit in the form of a first list (140) of electrical components and their interconnections, b) the separation of the data of this first list into a first sub-assembly (170) of components to be modified by a filtering step, and into a second sub-assembly (160) of components not to be modified by this filtering step, c) the filtering of the data of the first sub-assembly (170) of components, d) the definition of the circuit in the form of a second list (190) of electrical components and their interconnections, from the data of the second sub-assembly (160) and the data resulting from step c), e) the simulation (195) of the circuit by means of this second list, f) if the result of the simulation is satisfactory, the manufacture of the circuit.
申请公布号 US8099699(B2) 申请公布日期 2012.01.17
申请号 US20090477846 申请日期 2009.06.03
申请人 CHARLET FRANCOIS;SILVANT MATHIAS;EDXACT 发明人 CHARLET FRANCOIS;SILVANT MATHIAS
分类号 G06F9/455;G06F17/50 主分类号 G06F9/455
代理机构 代理人
主权项
地址