发明名称 TRANSLATION OF INPUT/OUTPUT ADDRESSES TO MEMORY ADDRESSES
摘要 An address provided in a request issued by an adapter is converted to an address directly usable in accessing system memory. The address includes a plurality of bits, in which the plurality of bits includes a first portion of bits and a second portion of bits. The second portion of bits is used to index into one or more levels of address translation tables to perform the conversion, while the first portion of bits are ignored for the conversion. The first portion of bits are used to validate the address.
申请公布号 US2011320758(A1) 申请公布日期 2011.12.29
申请号 US20100821170 申请日期 2010.06.23
申请人 CRADDOCK DAVID;GREGG THOMAS A.;GREINER DAN F.;LAIS ERIC N.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 CRADDOCK DAVID;GREGG THOMAS A.;GREINER DAN F.;LAIS ERIC N.
分类号 G06F12/10 主分类号 G06F12/10
代理机构 代理人
主权项
地址