摘要 |
<p>A transistor device structured such that the bulk, gate, drain, and source are all accessible from all four edges of the device and such that current distribution is uniform over the device is provided. The transistor is created with a four-metal CMOS process. A bulk connection can be made with Metal 1, which is all around the device. A gate connection can be made with Metal 2, which is all around the device. Additionally, a drain/source connection can be made with Metal 3, which is all around the device. A source/drain connection can be made with Metal 4, which is all around the device. Source/drain connections are made with two or more evenly distributed via stripes to connect the source/drain parts of the transistor fingers. The transistor structure may be used to create an array of transistors for a high power output stage, with the transistors arranged in a checkerboard pattern. The connections of each transistor are automatic by abutting edges of the transistors.</p> |