发明名称 Resistive memory
摘要 A memory device includes an array of memory structures disposed in rows and columns and constructed over a substrate, each memory structure comprising a first signal electrode, a second signal electrode, and a resistive layer coupled to the first signal electrode and the second signal electrode; a plurality of word lines connected to the first signal electrodes of a row of memory cells; and a plurality of bit lines connected to the second signal electrodes of a column of memory cells.
申请公布号 US8084762(B2) 申请公布日期 2011.12.27
申请号 US20100905069 申请日期 2010.10.14
申请人 TRAN BAO 发明人 TRAN BAO
分类号 H01L45/00;G11B9/00;G11C11/54;G11C13/02;G11C13/04;H01L29/15;H01L51/42 主分类号 H01L45/00
代理机构 代理人
主权项
地址