发明名称 |
Data Latch Circuit and Electronic Device |
摘要 |
The data latch circuit of the invention includes a means for short-circuiting an input terminal and an output terminal of an inverter and by connecting the input terminal to one electrode of a capacitor and sampling a data signal or a reference potential to the other electrode of the capacitor, an accurate operation can be obtained without being influenced by variations in the TFT characteristics even when the amplitude of an input signal is small relatively to the width of a power supply voltage. |
申请公布号 |
US2011304605(A1) |
申请公布日期 |
2011.12.15 |
申请号 |
US201113213483 |
申请日期 |
2011.08.19 |
申请人 |
OSAME MITSUAKI;ANZAI AYA;SEMICONDUCTOR ENERGY LABORATORY CO., LTD. |
发明人 |
OSAME MITSUAKI;ANZAI AYA |
分类号 |
G09G5/00;G09G3/20;G09G3/30;G09G3/36;H03K3/037;H03K17/687 |
主分类号 |
G09G5/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|