发明名称 |
Virtual architectures in a parallel processing environment |
摘要 |
An integrated circuit includes a plurality of processor core. Processing instructions in the integrated circuit includes: managing a plurality of sets of processor cores, each set including one or more processor cores assigned to a function associated with executing instructions; and reconfiguring the number of processor cores assigned to at least one of the sets during execution based on characteristics associated with executing the instructions. |
申请公布号 |
US8078832(B1) |
申请公布日期 |
2011.12.13 |
申请号 |
US20080128073 |
申请日期 |
2008.05.28 |
申请人 |
MASSACHUSETTS INSTITUTE OF TECHNOLOGY |
发明人 |
AGARWAL ANANT;WENTZLAFF DAVID |
分类号 |
G06F15/00;G06F7/38;G06F9/00;G06F9/30;G06F9/40;G06F9/44;G06F9/45;G06F9/46;G06F15/76 |
主分类号 |
G06F15/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|