摘要 |
A circuit 1 comprises: an FPGA 2, which has an FLL circuit 5; a reference clock generator 4 of a first frequency or a reference clock input for receiving a reference clock of the first frequency; a programmable oscillator 3, which outputs a clock signal for the FPGA 2, wherein the FLL circuit 5 is designed to detect a first number of clock signals of the programmable oscillator 4 during a second number of periods of the reference clock, wherein the first number is greater than the second number, and to output a feedback signal in order to control the ratio between the first number and the second number by virtue of the feedback signal acting on the frequency of the programmable oscillator.
|