发明名称 IMPLEMENTING INTEGRAL DYNAMIC VOLTAGE SENSING AND TRIGGER
摘要 A method and circuit for implementing dynamic voltage sensing and a trigger circuit, and a design structure on which the subject circuits resides are provided. The voltage sensing circuit includes a first quiet oscillator generating a reference clock, and a second noisy oscillator generating a noisy clock. A digital control loop coupled to the first quiet oscillator and the second noisy oscillator matches frequency of the first quiet oscillator and the second noisy oscillator. The reference clock drives a first predefined-bit shift register and the noisy clock drives a second predefined-bit shift register, where the second predefined-bit shift register is greater than the first predefined-bit shift register. When the first predefined-bit shift register overflows, the contents of the second predefined-bit shift register are evaluated. The contents of the second predefined-bit shift register are compared with a noise threshold select value to identify a noise event and trigger a noise detector control output.
申请公布号 US2011298474(A1) 申请公布日期 2011.12.08
申请号 US20100792160 申请日期 2010.06.02
申请人 CHERUIYOT KENNEDY K.;FICKE JOEL T.;FRIEND DAVID M.;KESSELRING GRANT P.;STROM JAMES D.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 CHERUIYOT KENNEDY K.;FICKE JOEL T.;FRIEND DAVID M.;KESSELRING GRANT P.;STROM JAMES D.
分类号 G01R29/26 主分类号 G01R29/26
代理机构 代理人
主权项
地址