摘要 |
A data row of delay time ratio coefficient (hereinafter referred to as DMAG value) is selected from a delay information library (D2) (S4) for every circuit cell in a use condition range of a logic circuit, and the minimum value or/and maximum value of a DMAG value is extracted (S5). The minimum value or/and the maximum delay time is/are calculated for every circuit cell by multiplying the standard delay time to the extracted DMAG value (S6). The above processing is performed for all the circuit cells constituting the logic circuit ((S7): NO), and the data set of the minimum or/and maximum delay time in the use condition range of the logic circuit is/are acquired for every circuit cell (S8). When the delay time characteristic of the circuit cell is nonlinear, the delay time serving as the minimum or/and the maximum for every circuit cell can be freely selected in the range of the circuit use condition unlike the case where the delay time is calculated by uniformly assigning the same use condition to all circuit cells. |