发明名称 |
Microprocessor with microinstruction-specifiable non-architectural condition code flag register |
摘要 |
A microprocessor includes an architectural register and a non-architectural register, each having a plurality of condition code flags. A first instruction of the microarchitectural instruction set of the microprocessor instructs the microprocessor to update the plurality of condition code flags based on a result of the first instruction. The first instruction includes a field for indicating whether to update the plurality of condition code flags of the architectural or non-architectural register. A second instruction of the microarchitectural instruction set instructs the microprocessor to conditionally perform an operation based on one of the plurality of condition code flags. The second instruction includes a field for indicating whether to use the one of the plurality of condition code flags of the architectural or non-architectural register to determine whether to perform the operation. |
申请公布号 |
US8069339(B2) |
申请公布日期 |
2011.11.29 |
申请号 |
US20090469430 |
申请日期 |
2009.05.20 |
申请人 |
HENRY G. GLENN;PARKS TERRY;COL GERARD M.;VIA TECHNOLOGIES, INC. |
发明人 |
HENRY G. GLENN;PARKS TERRY;COL GERARD M. |
分类号 |
G06F7/38;G06F9/00;G06F9/44;G06F15/00 |
主分类号 |
G06F7/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|