发明名称 Self-aligned nano field-effect transistor and its fabrication
摘要 Our invention discloses a self-aligned-gate structure for nano FET and its fabrication method. One dimension semiconductor material is used as conductive channel, whose two terminals are source and drain electrodes. Gate dielectric grown by ALD covers the area between source electrode and drain electrode, opposite sidewalls of source electrode and drain electrode, and part of upper source electrode and drain electrode. Gate electrode is deposited on gate dielectric by evaporation or sputtering. Total thickness of gate dielectric and electrode must less than source electrode or drain electrode. Gate electrode between source electrode and drain electrode is electrically separated from source and drain electrode by gate dielectric. The fabrication process of this self-aligned structure is simple, stable, and has high degree of freedom. Nearly the whole conductive channel between source electrode and drain electrode is covered by gate electrode, so the control efficiency of the gate over the conductive channel, described as transconductance, can be greatly enhanced. Additionally, there is no restriction on material of gate dielectric or electrode, so the devices' threshold voltage can be adjusted to satisfy the requirements of large scale integrated circuit.
申请公布号 US8063451(B2) 申请公布日期 2011.11.22
申请号 US20090571453 申请日期 2009.10.01
申请人 ZHANG ZHIYONG;PENG LIANMAO;WANG SHENG;LIANG XUELEI;CHEN QING;PEKING UNIVERSITY 发明人 ZHANG ZHIYONG;PENG LIANMAO;WANG SHENG;LIANG XUELEI;CHEN QING
分类号 H01L29/72 主分类号 H01L29/72
代理机构 代理人
主权项
地址